

X570 UD

PAGE	TITLE	Revision : 1.0
01	COVER SHEET	
02	BOM & PCB MODIFY HISTORY	
03	BLOCK DIAGRAM	
04	CPU DDR4 MEMORY	
05	CPU CONTROL	
06	CPU GFX, GPP, SB, GND	
07	CPU MISC	
08	CPU POWER	
09	CPU CLK/SPI/USB	
10	DDR4 CHANNEL A1,2	
11	DDR4 CHANNEL B1,2	
12	PM CLK/CLK/MISC	
13	PM USB	
14	PM UMI/GPP/SATA	
15	PM POWER & GND	
16	PCI EXPRESS x16	
17	PCIEx4	
18	PCIEx4 , PCIEx1	
19	M.2 SLOT FROM CPU(A)	
20	M.2 WIFI	
21	F_ USB30,F_ USB20	
22	R_ USB30,R_ USB20	
23	IT8688	
24	HWM, TPM	
25	FAN	

PAGE	TITLE
26	KB_MS_USB
27	A_VDDP/A_VDDPS5/A_VDD1V8/A_VDD18S5
28	DDR POWER , 5VDUAL
29	VPP_MEM
30	POWER SEQ
31	PM POWER
32	PWM ISL69147
33	VCORE MOS1
34	VCORE MOS2
35	VCORE MOS3
36	SOC MOS
37	RTL8118
38	Realtek ALC887
39	REAR AUDIO JACK
40	HDMI
41	TOP, ARMOR, HS
42	BOTTOM
43	ATX ,F_PANEL
44	LAYOUT RULE
45	CPU / IO / DDRLED / C_LED1
46	PCB / PCH / PCIEX16 LED
47	D_LED

2015.12.30~B.L

GIGABYTE™

Title

COVER SHEET

Size

Custom

Document Number

X570 UD

Rev

1.0

Date:

Monday, June 24, 2019

Sheet

1

of

47

[illegible][illegible][illegible]

Model Name:X570 UD

Component value change history

Version: 1.0
P-Code: U98126-0

Date	Change Item	Reason
2019/05/31	first release	
	9MX57UD-00-01 BOM	
2019/07/09	9MX57UD-00-10A BOM	
	1.QFR8->X,QFR17 上件 2.PM_HS->12SP2-S11013-21R /22R	
	, RMOS->12SP2-S08823-21R / 22R , TMOS->12SP2-S11233-21R / 22R	
	3.MCU1->X 4.M_BIOS Scoket->X 5.WIFI 不上件	
	6.DU1->10TA1-669147-04R,DAJP->X 7.110A->10KS2-040131-02R	

Circuit or PCB layout change for next version

Date	Change Item	Reason
2019/05/28 PCB:0.1	1.PCB first release	
	2.線路由X570 Gaming X Rev1.0修改	
2019/07/05 PCB:1.0	1.文字面Rev0.1 -> 1.0	
	2.Add DC15 , AC9 3.Del IO_1,IO_2	

GIGABYTE™

Title

BOM & PCB HISTORY

Size

Document Number

X570 UD

Rev

1.0

Date

Monday, July 08, 2019


Sheet

2


of

47


[illegible][illegible][illegible]



MEM CHA




- [10] MODT_A[0..3] <=> MODT_A[0..3]
- [10] MDA[0..63] <=> MDA[0..63]
- [10] MAAA[0..16] <=> MAAA[0..16]
- [10] DQSA[0..8] <=> DQSA[0..8]
- [10] -DQSA[0..8] <=> -DQSA[0..8]



AM3RM/SC/BLMB[12KRC-04K813-11R]



MEM CHB






- [11] MODT_B[0..3] <=> MODT_B[0..3]
- [11] MDB[0..63] <=> MDB[0..63]
- [11] MAAB[0..16] <=> MAAB[0..16]
- [11] DQSB[0..8] <=> DQSB[0..8]
- [11] -DQSB[0..8] <=> -DQSB[0..8]

GIGABYTE™




Title			APU DDR4		
Size			X570 UD		
Date			Monday, June 24, 2019		
Sheet			4 of 47		



SVC	SVD	Boot voltage
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8



HDMI



www.teknisi-indonesia.com


CORETYPE 1	CORETYPE 0	Family / Model Numbers	AM4 APU TYPE
0 BR	0	Family 15 h / Models 60 h-6 Fh	TYPE 0
0 ST	1	Reserved	TYPE 1
1 ZP	0	Family 17 h / Models 00 h-0 Fh	TYPE 2
1 RV	1	Family 17 h / Models 10 h-1 Fh	TYPE 3



GIGABYTE™


Title: **CPU CONTROL**

Size: Custom Document Number: **X570 UD** Rev: **1.0**


Date: Monday, July 01, 2019 Sheet: 5 of 47









pull up and pull down to the clock from CPU to X570 clock FOR INTERNAL CLOCK GEN project.



★1.8V SPI ROM USE




Fix flash BIOS fail Issue 1K to 330 ohm





teknisi-indonesia.com


Single (128Mx1)
Layout colay 256Mx1

*PVTI時, M BIOS顆粒, 放在SMD階




FOOTPRINT:IC8WSON-BIOS-COLAY'






DDR12V Decouple





DDRVRTT Decouple






DDR4-288P-34C22P-3
DDR4-288P-34C22P-3

BLK
黑色雙耳扣
Footprint: DDR4-288P-34C22P-3

BLK
黑色雙耳扣
Footprint: DDR4-288P-34C22P-3









USB Controller 0: USB20 [0:5], USB30 [0:3]		HSD 10	
USB Controller 1: USB20 [6:11], USB30 [4:7]		HSD 11	
USB30G2		HSD 6	
USB20		HSD 7	
0		HSD 8	
1		HSD 9	
2		HSD 5	
3			
4			
5			
6			
7			

www.teknisi-indonesia.com










[7,17,18,19,20] SMBCLK1 SMBCLKS
 [7,17,18,19,20] SMBDATA1 SMBDATS

Footprint :
PCIESLOT-164STH


```
+12 - protect
short-wire test
```

0.22u/4/X5R/6.3V/K, Footprint: C0402-2



teknisi-indonesia.com

PCI-E 16X-164P/BK/LONG DOUBLE/HK*2/SHELL/GEN4.0
黑色金屬加強 嘉澤黑色 PCIE 16X 強化版 Gen4.0 11AC1-023164-V1R1




GIGABYTE™			
Title PCI EXPRESS X 16			
Size Custom	Document Number X570 UD		Rev 1.0
Date: Monday, June 24, 2019	Sheet	16	of 47




PCIEX4 SM Bus



OTES:Gen3 黑色PCI-E/4X-66P/BK/LONG DOUBLE :11AC1-023065-17R



FOR SMBUS
PCIEX4 SM Bus



Footprint :
PCIESLOT-64P-1

LOTES:Gen3 黑色PCI-E/4X-66P/BK/LONG DOUBLE :11AC1-023065-17R

黑色

Title
PCIE X4, X1

Size
Custom

Document Number
X570 UD

Date: Monday, June 24, 2019

Rev
1.0

Sheet 18 of 47

Rev 0.5

REVERSE

CPU P0

CPU P1

CPU P2

CPU P3

SATA : GND. PCIE : NC

M2A_SOCKET

SKT3
SSD PIN OUT

KEY M

M267/BK/RA/S/H8.5mm/M KEY/SHELL/DIP*4/HS T1.0/GEN4.0[10NR5-130M67-61R]

架高 無鐵殼

Footprint : M2_110

VCC3

AMD CPU PCIE FIX

DIP螺柱

110A

110A

CR[12KS2-110202-01R]

DIP螺絲

SMD螺柱

42A


60A

80A

SDOM3/UD5.5/BD4.0/H0.6/SN[10KS2-040131-02R]
SDOM3/UD5.5/BD4.0/H0.6/SN[10KS2-040131-02R]
SDOM3/UD5.5/BD4.0/H0.6/SN[10KS2-040131-02R]
SDOM3/UD5.5/BD4.0/H0.6/SN[10KS2-040131-02R]

刪除SMD螺柱文字面 "A" ,不要show 出在PCB文字面上

M.2 Level Shift for M.2 & PCIE slot的SMbus,可控RGB M.2/AIC SSD.



GIGABYTE™

Title M.2 SLOT FROM CPU(A)

Size Custom Document Number X570 UD

Rev 1.0


Date: Wednesday, July 03, 2019 Sheet 19 of 47

Rev: 0.2 *全部不上件

請選擇適用的USBport :
SOC/UD7/UD5/G1/G7 : USB4
iUD3/G5:USB6

PCIE:15/4/4/15(breakout min 8/4/4/8)
外層Impedance=85 +- 17.5%


PCIE:15/4/4/15(breakout min 8/4/4/8)
內層 Impedance=85 +- 12%



FOR M.2 WIFI MODULE @ REAR PANEL

★Update 2015-02-11

一套WIFI MODULE包含外框+WIFI CARD+天線



PCIE:15/4/4/15(breakout min 8/4/4/8)
內層 Impedance=85 +- 12%

直立
Footprint Notice.

★Update 2015-07-22

★Footprint for 直立式 SMD:
WIFI-EKEY
★SMD P/N: 直立式
10NH5-130067-11R.

Rev:0.6
★ for PCIe mode 預留

★ 橫躺式高SMD
P/N:10NR5-130067-61R
★ 橫躺式矮SMD
P/N:10NR5-130067-22R

橫躺
Footprint Notice.



★Update 2015-07-22

★Footprint for 橫躺式高:
NGFF-E-75P-3
★Footprint for 橫躺式矮:
CNV1


GIGABYTE™

Title			M2_WIFI_E_KEY
Size B	Document Number	X570 UD	
Date: Thursday, June 27, 2019		Sheet	20 of 47
		Rev 1.0	


FRONT SIDE USB30





FRONT SIDE USB2




FRONT SIDE USB1





Close to connector
FUSE 2 Port 1 Fuse 2A



















SIO PU




Signal	Pin	Function	Pin	Function	Pin	Function
DCR7/LS_IN1/SLCT/GP80	5	X	2	5LEVEL		
VREF	2.5					
TR6/VIN0	4			PCH_TEMP	0	
TR6/VIN8	3			PM_TEMP		[24]
TR4/VIN7	2			TR5		[24]
TR4/VIN2	1			TR4		[24]
AVCC3	128	0		IT_AVCC		
VIN0	126	VIN0		VIN0		[24]
VIN1	127	VIN1		VIN1		[24]
VIN2	125	VIN2		VIN2		[24]
VIN2+12V_SEN	124	VIN3		VIN3		[24]
VIN3+5V_SEN	123	VIN4		VIN4		[24]
VIN4+TRMTRIP_IN	123	VIN4		VIN4		[24]
VIN5	122	VIN5		VIN5		[24]
VIN6	121	VIN6		VIN6		[24]
VREF	120	VREF		VREF		[24]
TSMPIN1	119	SYS_TEMP		SYS_TEMP		[24]
TSMPIN2	118	TR6		TR6		[24]
	117	CRP_TEMP		CRP_TEMP		[24]



FAN TABLE	
CPU_FAN	FAN_CTL1 FAN_TAC1
SYS_FAN1	FAN_CTL2 FAN_TAC2
SYS_FAN2	FAN_CTL3 FAN_TAC3
SYS_FAN3	FAN_CTL4 FAN_TAC4
OPT_FAN or SYS_FAN4	FAN_CTL5 FAN_TAC5
THRMTRIP	PIN56
PROCHOT	PIN89





JP2	1	Disable WDT to rest PWROK
	0	Enable WDT to rest PWROK
JP3		Dual-BIOS CS pin mode select bit "0" See the below table
JP4	1	LPC/ESPI power VCCBT = 3.3V
	0	LPC/ESPI power VCCBT = 1.8V
JP5	1	LPC I/F
	0	ESPI I/F
JP6	1	Enable Dual BIOS Function (for GigaByte Only)
	0	Disable Dual BIOS Function (for GigaByte Only)
JP7		Dual-BIOS CE pin mode select bit "1" See the below table
JP7	1 1	CE pin disable (Hold pin mode)
	1 0	CE mode 1
JP3	0 1	CE mode 2
	0 0	CE mode 3










Title				IT8688			
Size Custom		Document Number X570 UD				Rev 1.0	
Date: Monday, June 24, 2019				Sheet 23		of 47	

删除clk




[illegible][illegible][illegible]


			
Title			
FAN			
Size	Document Number		Rev
Custom	X570 UD		1.0
Date:	Monday, June 24, 2019	Sheet	25 of 47



A_VDDP




PWR SEQ




REV:0.4

A VDD1V8




A VDDP 0.9V or 1.05V

CHOKE與CAP料號可變




Remote sense請從最重的負載端點拉回




CORETYPE1	CORETYPE0	VPPD_ALW
1	X	0.9V
0	X	1.05V

[5,7] CORETYPE1 > CORETYPE1 PR85




A_VDDPS5



【技術通報R&D技術通報156】
RT9018(RICHTEK)與NCT3730(NUVOTON),
EM5103GE(EMC)做共用,針對PIN7(FB)分壓阻值部份
(R1/R2)須做修改為100K以上電阻值

CORETYPE1	CORETYPE0	VPPD_ALW
1	X	0.9V
0	X	1.05V

A_VDD18S5



VDDCR SOC S5


S5_MUX: S0-->High, S5-->Low
H: VDDCR_SOC_S5 will track VCORE_SOC.
L: If VCORE_SOC < 0.775V (OR 0.85V) , VDDCR_SOC_S5=0.775V.
If VCORE_SOC >=0.775V (OR 0.85V) , VDDCR_SOC_S5 will trace VCORE_SOC.

GIGABYTE™






Title
A VDDP/A VDDPS5/A VDD1V8/A VDD18S5

Size	Document Number	Rev
Custom	X570 UD	1.0
Date:	Monday, June 24, 2019	Sheet 27 of 47

PWR_SEQ



VPP_25V




Address	0x2A	0x28	0x26	0x24	0x22	0x20
R1 (kΩ)	open	3.9	3	2.2	1.3	10
R2 (kΩ)	10	1.3	2.2	3	3.9	open
ADD_SEL Voltage (% of VCC)	0	25	42	58	75	100


Table1. Recommended Slave Address Setting

GIGABYTE™		
Title		
VPPMEM		
Size	Document Number	Rev
Custom	X570 UD	1.0
Date:	Monday, June 24, 2019	Sheet 29 of 47


PWR_SEQ




Fix Q_FLASH fail with CPU.



CPU_PWR_SEQ




PM_SWR_SEQ



★ Sequence


APU_PWOK control PM_PWRGD




GIGABYTE™

POWER SEQUENCE		
Title	Document Number	Rev
Size	Custom	1.0
Date:	Monday, June 24, 2019	Sheet 30 of 47


REV:0.14



PM_1V8




PM_1VSOC_S5



PM_CLD012


REV:0.14




灰色SMD

CHOKES與CAP料號可變

注意耐壓











PM_1V8_SUS



GIGABYTE™







Title			
X570 POWER			
Size	Document Number	Rev	
Custom	X570 UD	1.0	
Date:	Monday, June 24, 2019	Sheet	31 of 47



灰色閃電P



www.teknisi-indonesia.com












GIGABYTE™

PWM ISL69147

ISL69147IRAZ-T-C14QFN48[10TA1-669147-04R]
X570 UD 10TA1-669147-04R
8 VIA to GND



Title	Document Number	Rev
	X570 UD	1.0
Date	Wednesday, July 03, 2019	Sheet 32 of 47









REV:0.1







放置背板電感與電感之間




放置背板電感與電感之間





REV:0.1






DM_DL1/DB_DL1先用footprint:
CHOKE05U-40A-1PQ-3,
要確認最後使用0.3u or 0.5u

0.3u : footprint
:CHOKE0U3-R30M-JJ1W


0.5u: footprint
:CHOKE05U-40A-1PQ-3

0.3u footprint-->CHOKE0U3-R30M-JJ1W
0.3u capture value --> 0.3uH/50A/INCG109/FP/D


0.5u footprint-->CHOKE05U-40A-1PQ-3
0.5u capture value --> 0.5uH/32A/INCG109/FSI/D




LAN:RTL8118 R2.03



USB_LAN CONNECTOR note: 可變更USB NAME




LAN POWER




LAN POWER




LAN POWER




LAN POWER



LAN POWER



LAN POWER



LAN POWER



LAN POWER



GIGABYTE™

Title: **RTL8118**


Size: **Custom** Document Number: **X570 UD** Rev: **1.0**

Date: **Monday, June 24, 2019** Sheet: **37** of **47**



LAYOUT注意:螺絲孔下GND方式

1. MH1空間夠,下DGND
空間不夠,才改為Isolate
2. MH2一律改為Isolate
3. Codec下方,第二層必須參考GND



LAYOUT注意:要加
GND切割線

音效區域印刷

BOM OPTION : 1. Chemicon音效電容
2. 金屬外罩 Reserve (LAYOUT上件與否,依照各Model spec)
3. LED Reserve (上件與否和LED顏色,依照各Model spec)

Rev 4.1

*  → Near MH1

*  → Under Codec

增加 for 實驗雜訊issue , 模組 not yet
用大陸反饋配備 , 底噪小聲, 先移除

*  → Near F_AUDIO


*  → Near Codec

 → Under Audio jack

*  → Audio jack - LAN

*量產前,MOATR1/MOATR2/MOATR40ohm改short pad

AZALIA JACK




AZALIA JACK


BLUE
LINE-IN

GREEN
LINE-OUT


PINK
MIC-IN




LINE-OUT



LINE-IN



MIC-IN




SURROUND

CEN/LFE

SURR BACK









AZALIA FRONT PANEL





Box header footprint : F_AUDIO
Pin header footprint : F_AUDIO_S

GIGABYTE



Title		
AUDIO JACK		
Size	Document Number	Rev
Custom	X570 UD	1.0
Date:	Monday, June 24, 2019	Sheet 39 of 47




CPU TOP CAVITY



裝甲HEATSINK 分成五大部份




- * PCB顏色 : 咖啡黑
- * 文字面 : 灰色
- * 圖騰 : 待確認ID




RGB LED LAYOUT 注意事項：

1. Debug LED (各LED依CPU/DRAM/VGA/BOOT個別位置擺放)
2. 背板 RGB LED 方向整板請統一如下
(整板正極可統一朝下或朝上)
3. 正板 RGB LED 統一方向即可
4. MCU_PW & MCU_PW33電源一律走20mils
5. ECF1,ECF2,ECF3,ECF5 兩端電源走80mils或用鋪銅方式加粗
6. MCU LED 出pin的走線4mils,如:LED_R_1,LED_G_1,LED_B_1
7. LED RGBW rule :W/S=10/5 mils 如:LED_R_11,LED_G_11,LED_B_11..
(包含從晶體到排阻到LED的net)
8. Digital LED NET rule W/S=4/8 mils
GPD0_SDA_B,GPD0_SDA_BB,GPD0_SDA_C,GPD0_SDA_CC


PCB板邊透光model name鏤空+背面 RGB LED



Audio Ground切割線+背面 RGB LED




"XMP"字樣鏤空+背面 RGB測發光 LED



GIGABYTE™			
Title LAYOUT GUIDE			
Size	Document Number	Rev	
Custom	X570 UD	1.0	
Date:	Monday, June 24, 2019	Sheet	44 of 47


第二區 LED

燈條 LED (LED_CPU放在CPU附近位置)




Footprint "PH1X4-FAN-AMD"

第五區 LED CONTROL




燈條 LED (LED_C1放在PCB左邊板邊位置)


燈條 LED (LED_C2放在PCB右邊板邊位置)




第二區 LED CONTROL



MCU_TXD
MCU_RXD



For AMD MCU update



Title			
CPU / DDR / MCU LED			
Size	Document Number	Rev	
Custom	X570 UD	1.0	
Date:	Monday, June 24, 2019	Sheet	45 of 47

第三區 LED

www.teknisi-indonesia.com

第四區 LED

GIGABYTE™

Title

MODEL / PCB /AUDIO/PCIE LED

Size

Document Number

Rev

Custom

X570 UD

1.0

Date:

Monday, June 24, 2019

Sheet

46

of

47

